

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

### QUICK REFERENCE DATA

|                                                                           |              |              |                              |
|---------------------------------------------------------------------------|--------------|--------------|------------------------------|
| Drain-source voltage                                                      | $V_{DS}$     | max.         | 250 V                        |
| Drain current (DC)                                                        | $I_D$        | max.         | 350 mA                       |
| Total power dissipation up to $T_{amb} = 25^\circ\text{C}$                | $P_{tot}$    | max.         | 1.5 W                        |
| Drain-source on-resistance<br>$I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$ | $R_{DS(on)}$ | typ.<br>max. | 5.0 $\Omega$<br>7.0 $\Omega$ |
| Gate-source threshold voltage                                             | $V_{GS(th)}$ | max.         | 2 V                          |

### MECHANICAL DATA

Dimensions in mm


Marking code

Fig.1 SOT223.

BSP126

### Pinning

- 1 = gate  
2 = drain  
3 = source  
4 = drain



October 1990

489

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

|                                                                               |               |      |                                 |
|-------------------------------------------------------------------------------|---------------|------|---------------------------------|
| Drain-source voltage                                                          | $V_{DS}$      | max. | 250 V                           |
| Gate-source voltage (open drain)                                              | $\pm V_{GSO}$ | max. | 20 V                            |
| Drain current (DC)                                                            | $I_D$         | max. | 350 mA                          |
| Drain current (peak)                                                          | $I_{DM}$      | max. | 1.2 A                           |
| Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$ (note 1) | $P_{tot}$     | max. | 1.5 W                           |
| Storage temperature range                                                     | $T_{stg}$     |      | -65 to + 150 $^{\circ}\text{C}$ |
| Junction temperature                                                          | $T_j$         | max. | 150 $^{\circ}\text{C}$          |

**THERMAL RESISTANCE**

|                                   |               |   |          |
|-----------------------------------|---------------|---|----------|
| From junction to ambient (note 1) | $R_{th\ j-a}$ | = | 83.3 K/W |
|-----------------------------------|---------------|---|----------|

**CHARACTERISTICS** $T_j = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

|                                                                                       |               |              |                              |
|---------------------------------------------------------------------------------------|---------------|--------------|------------------------------|
| Drain-source breakdown voltage<br>$I_D = 10\text{ }\mu\text{A}$ ; $V_{GS} = 0$        | $V_{(BR)DSS}$ | min.         | 250 V                        |
| Drain-source leakage current<br>$V_{DS} = 200\text{ V}$ ; $V_{GS} = 0$                | $I_{DSS}$     | max.         | 1.0 $\mu\text{A}$            |
| Gate-source leakage current<br>$\pm V_{GS} = 20\text{ V}$ ; $V_{DS} = 0$              | $\pm I_{GSS}$ | max.         | 100 nA                       |
| Gate threshold voltage<br>$I_D = 1\text{ mA}$ ; $V_{DS} = V_{GS}$                     | $V_{GS(th)}$  | min.<br>max. | 0.8 V<br>2.0 V               |
| Drain-source on-resistance<br>$I_D = 300\text{ mA}$ ; $V_{GS} = 10\text{ V}$          | $R_{DS(on)}$  | typ.<br>max. | 5.0 $\Omega$<br>7.0 $\Omega$ |
| $I_D = 20\text{ mA}$ ; $V_{GS} = 2.4\text{ V}$                                        | $R_{DS(on)}$  | max.         | 10 $\Omega$                  |
| Transfer admittance<br>$I_D = 300\text{ mA}$ ; $V_{DS} = 25\text{ V}$                 | $ Y_{fs} $    | min.<br>typ. | 200 mS<br>400 mS             |
| Input capacitance at $f = 1\text{ MHz}$ ;<br>$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$    | $C_{iss}$     | typ.<br>max. | 65 pF<br>90 pF               |
| Output capacitance at $f = 1\text{ MHz}$ ;<br>$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$   | $C_{oss}$     | typ.<br>max. | 20 pF<br>30 pF               |
| Feedback capacitance at $f = 1\text{ MHz}$ ;<br>$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ | $C_{rss}$     | typ.<br>max. | 5 pF<br>15 pF                |

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Switching times (see Figs 2 and 3)

 $I_D = 250 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  
 $V_{GS} = 0 \text{ to } 10 \text{ V}$ 

|           |      |       |
|-----------|------|-------|
| $t_{on}$  | typ. | 5 ns  |
|           | max. | 10 ns |
| $t_{off}$ | typ. | 20 ns |
|           | max. | 30 ns |




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.





Fig.4 Power derating curve.

Fig.5 Output characteristics;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.6 Transfer characteristic;  $V_{DS} = 10\text{ V}$ ;  
 $T_j = 25\text{ }^{\circ}\text{C}$ ; typical value.




Fig.7 On-resistance as a function of drain current;  $T_j = 25\text{ }^{\circ}\text{C}$ ; typical values.




Fig.8  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25\text{ }^{\circ}\text{C}}$ ;  
typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25\text{ }^{\circ}\text{C}}$ ;  
 $V_{GS(th)}$  at 1 mA; typical values.




Fig.10 Capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1$  MHz;  $T_j = 25$  °C; typical values.